



Safe Sequential Circuits

- ❖ Clocked elements on feedback, perhaps outputs
 - ❖ Clock signal synchronizes operation
 - ❖ Clocked elements hide glitches/hazards





78

Basic D Flip Flop

```
// Basic D flip-flop
module basic_D_FF (q, d, clk);
    output logic q;
    input logic d, clk;

    always_ff @(posedge clk) begin
        q <= d; // ALWAYS use <= to assign to clocked elements
    end
endmodule
```



79


D Flip Flop w/Synchronous Reset

```
// D flip-flop w/synchronous reset

module D_FF (q, d, reset, clk);
    output logic q;
    input  logic d, reset, clk;

    always_ff @(posedge clk) begin
        if (reset)
            q <= 0; // On reset, set to 0
        else
            q <= d; // Otherwise out = d
        end
    end

endmodule
```



80

Verilog Testbench

```
module stimulus;
    logic clk, reset, d, q;

    parameter ClockDelay = 100;

    D_FF dut (.q, .d, .reset, .clk); // Instantiate the D FF

    initial begin // Set up the clock
        clk <= 0;
        forever #(ClockDelay/2) clk <= ~clk;
    end

    initial // Set up the reset signal
    begin
        d <= 0; reset <= 1; @(posedge clk);
        reset <= 0; @(posedge clk);
        d <= 1;          @(posedge clk);
        d <= 0;          @(posedge clk);
        d <= 0;          @(posedge clk);
        $stop(); // end the simulation
    end

endmodule
```

81

Testbench Waveforms

