





## Registers





- ❖ **Readings: 5.8-5.9.3**
- ❖ Storage unit. Can hold an n-bit value
- ❖ Composed of a group of n flip-flops
  - ❖ Each flip-flop stores 1 bit of information



178

## Controlled Register


Reset	Load	Action
0	0	Q = old Q
1	0	Q = 0
0	1	Q = D



179

## Shift Register


- ❖ Register that shifts the binary values in one or both directions



180

## Transfer of Data





- ❖ 2 modes of communication: Parallel vs. Serial
  - ❖ Parallel: all bits transferred at the same time
  - ❖ Serial: one bit transferred at a time
- ❖ Shift register can be used for serial transfer



181



## Shift Register w/Parallel Load

Shift	Load	Action
0	0	Q = old Q
1	0	Shift
X	1	Parallel Load



182

## Conversion between Parallel & Serial






Cycle	Op - Sender	Q0	Q1	Q2	Q3	Op - Recvr	Q0	Q1	Q2	Q3
0										
1										
2										
3										
4										
5										
6										
7										
8										
9										
10										

183

## Bidirectional Shift Register w/Parallel Load

Shift	Load	Action
0	0	Q = old Q
0	1	Parallel Load
1	0	Shift Up ( $V*2$ )
1	1	Shift Down ( $V/2$ )



184

## Counters

- ❖ A reg. that goes through a specific state sequence
- ❖ *n-bit Binary Counter*: counts from 0 to  $2^N-1$  in binary
- ❖ *Up Counter*: Binary value increases by 1
- ❖ *Down Counter*: Binary value decreases by 1
- ❖ 3-bit binary up counter state diagram:

185

## Binary Up-Counter Imp.

---

186

## Complex Binary Counter

---

Load	Count	Action
0	0	Q = old Q
0	1	Up Count
1	0	Reset
1	1	Load Parallel

187

## Arbitrary Sequence Counters

---

- ❖ Design a 3-bit count that goes through the sequence  
000->010->100->101->111->110->001->011->000->...

188

## Counters in Verilog

---

```
module upcounter #(parameter WIDTH=8)
  (out, incr, reset, clk);

  output logic [WIDTH-1:0] out;
  input  logic      incr, reset, clk;
```

```
endmodule
```

189

## Memory

---

- ❖ Need method for storing large amounts of data
  - ❖ Computer programs, data, pictures, etc.

Address	Data
000000	00111110
000001	01101011
000010	01011101
000011	01100011
000100	00111110
000101	00000000
000110	11111111
000111	01010101
001000	10101010
001001	00100001
001010	11011010

64x8 RAM	
A5	D7
A4	D6
A3	D5
A2	D4
A1	D3
A0	D2
	D1
Write	D0

- ❖ RAM: Random Access Memory, Read/Write
- ❖ ROM: Read-only Memory

190

## RAM Cell


---

- ❖ Requirements:
  - ❖ Store one bit of data
  - ❖ Change data based on input when row is selected




191

## 8x4 RAM



## RAM example

- ❖ Use a memory to do a programmable 32-picture animation on a 7-segment display





## Verilog Memories

```
module memory16x6 (data_out, data_in, addr, we, clk);
    output logic [5:0] data_out;
    input logic [5:0] data_in;
    input logic [3:0] addr;
    input logic we, clk;

    logic [5:0] mem [15:0];


    always_ff @(posedge clk) begin
        data_out <= mem[addr];
        if (we)
            mem[addr] <= data_in;
    end

endmodule
```

194

## Field Programmable Gate Arrays (FPGAs)

❖ Readings: B.6-B.6.5



Logic cells imbedded in a general routing structure




Logic cells usually contain:

- 6-input Boolean function calculator
- Flip-flop (1-bit memory)


All features electronically (re)programmable

195

## Using an FPGA




## FPGA Programming



## FPGA Combinational Logic

- ❖ How can we use Muxes and Programming bits to compute combinational binary function  $F(A,B,C)$ ?




- ❖ Creates a “LUT” or lookup table.

198

## FPGA Sequential Logic

- ❖ How do we put DFF's onto LUT outputs only when we need them?




- ❖ Creates a “LE” or logic block

199

## FPGA Local Routing

❖ How do we combine LE's to build larger functions?




❖ This is an Altera “LAB”.

200

## FPGA Global Routing

❖ Can't do all-to-all/crossbar routing, so what?



201

# FPGA CAD

❖ CAD = “Computer-Aided Design”

```
// Verilog code for 2-input
multiplexer
module MUX (F, A, B, S);
    output F;
    input A, B, S;
    assign F = (S & B) | (~S &
A);
endmodule

module MUX2 (Y, S0, S1, I0, I1);
    output Y;
    input S0, S1;
    input I0, I1;
    wire W0, W1;
    MUX M0 (W0, S0, I0, I1);
    MUX M1 (W1, S1, I0, I1);
    Y = W0 & S1 | W1 & ~S1;
endmodule
```

Verilog



FPGA  
CAD  
Tools



```
00101010001010010
10010010010011000
10101000101011000
10101001010010101
00010110001001010
10101001111001001
01000010101001010
10010010000101010
10100101010010100
01010110101001010
0101001010010001
```

Bitstream

- ❖ Tech Mapping: Convert Verilog to LUTs
- ❖ Placement: Assign LUTs to specific locations
- ❖ Routing: Wire inputs to outputs
- ❖ Bitstream Generation: Convert mapping to bits