CMOVZ Rd, Rn, Rm: conditional move if zero. The instruction copies the value from the Rn register to the Rd register if the contents of the Rm register are 0. If the contents of the Rm register are non-zero, the rd register is left as-is.

\[
\text{instruction} = \text{Mem}[\text{PC}] ; \\
\text{cond} = (\text{Reg}[\text{Rn}] = 0) ; \\
\text{if} (\text{cond}) \\
\text{Reg}[\text{Rd}] = \text{Reg}[\text{Rn}] ; \\
\text{PC} = \text{PC} + 4 ;
\]

<table>
<thead>
<tr>
<th>Reg2Loc</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALUSrc</td>
<td>0</td>
</tr>
<tr>
<td>MemToReg</td>
<td>2</td>
</tr>
<tr>
<td>RegWrite</td>
<td>(Zero)</td>
</tr>
<tr>
<td>MemWrite</td>
<td>0</td>
</tr>
<tr>
<td>BrTaken</td>
<td>0</td>
</tr>
<tr>
<td>UncondBr</td>
<td>X</td>
</tr>
<tr>
<td>ALUOp</td>
<td>$B==0?$</td>
</tr>
</tbody>
</table>
**ADD3 Rd, Rn, ALU_Imm12:** add together the values of register Rd, register Rn, and the imm12 (interpreted as a 2's comp number), and store the result in register Rd.

\[
\begin{align*}
\text{Instruction} &= \text{Mem}[\text{PC}] \\
\text{Reg}[\text{Rd}] &= \text{Reg}[\text{Rd}] + \text{Reg}[\text{Rn}] + \text{SE} (\text{ALU} - \text{Imm12}) \\
\text{PC} &= \text{PC} + 4
\end{align*}
\]

<table>
<thead>
<tr>
<th>Reg2Loc</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALUSrc</td>
<td>2</td>
</tr>
<tr>
<td>MemToReg</td>
<td>0</td>
</tr>
<tr>
<td>RegWrite</td>
<td>1</td>
</tr>
<tr>
<td>MemWrite</td>
<td>0</td>
</tr>
<tr>
<td>BrTaken</td>
<td>0</td>
</tr>
<tr>
<td>UncondBr</td>
<td>0</td>
</tr>
<tr>
<td>ALUOp</td>
<td>+</td>
</tr>
</tbody>
</table>
**BL BrAddr26:** Same as B, but also stores the value of PC+4 (where PC is the address of this instruction) into register X30.

\[
\text{Instruction} = \text{Mem}[\text{PC}]
\]
\[
\text{Reg}[\text{X30}] = \text{PC} + 4
\]
\[
\text{PC} = \text{PC} + \text{SE}(\text{BrAddr26}) + 2
\]
SWAP Rd, Rn: An R-type instruction. Takes the values from Rd and Rn and puts them into registers Rn and Rd respectively, thus swapping their contents.

\[
\text{Instruction} = \text{Mem}[PC]_j \\
\text{Simultaneously:} \\
\text{Reg}[Rd] = \text{Reg}[Rn] + \text{Reg}[Rd] \\
\text{PC} = \text{PC} + 4_j
\]
Create a single-cycle CPU that can perform the following two instructions ONLY. Your CPU should be as simple, and as fast, as possible. If anything is not required for this CPU, do not include it. Show both the datapath and the control.

\[
\text{CBNZ Rd, CondAddr19} \quad \text{if (Reg[Rd]!}=0) \quad \text{PC} = \text{PC} + \text{SE(CondAddr19)}<<2;
\]

\[
\text{STUR Rd, [Rn, DAddr9]} \quad \text{Mem[Reg[Rn]+SE(DAddr9)] = Reg[Rd]};
\]

\[
\text{CBNZ: Instruction = Mem [PC]};\quad \text{Cond} = (\text{Reg[Rd]} == 0);\quad \text{if (!Cond)} \quad \text{PC} = \text{PC} + \text{SE(CondAddr19)}<<2;\quad \text{else} \quad \text{PC} = \text{PC} + 4
\]

\[
\text{STUR: Instruction = Mem [PC]};\quad \text{Addr} = \text{Reg[Rn]} + \text{SE(DAddr9)};\quad \text{Mem[Addr]} = \text{Reg[Rd]};\quad \text{PC} = \text{PC} + 4
\]