uwbanner.jpg (7797 bytes)



EE 469 Home


Class Email Archive:

Office Hours

Final Project Development

Policies on Collaboration and Cheating

Class Documentation

Goals and Syllabus

Lecture Schedule

Workload and Grading

Weekly Assignments.

EE 469 Discussion Board

Send e-mail to:

  • Class


  • Instructor

James K. Peckol

  • TA

TA Office Hours








Welcome to the EE 469 Home Page!                                                                      

This is the EE 469 home page and it contains a bunch of good stuff about the class. We will be continually changing things as the quarter progresses and as new information (especially class announcements and messages) pops in. If you have any problems with this document or the EE 469 web, in general, send mail to jkp@u.washington.edu.

Course Administration...........                                  

Meeting Times                                  

    • Lectures......

   Bagley 261

Tuesday and Thursday 12:30 p.m. - 2:20 p.m.

    • Lab Room ...



    • Computer Organization and Design, Patterson, David A. and Hennessy, John L., Morgan Kaufmann, 5ed 2014

Reference Textbooks:

  • Fundamentals of Digital Logic with VERILOG DESIGN 2nd ed., Brown, Stephen and Vranesic, Zvonko., McGraw-Hill, 2008
  • Modeling, Synthesis, and Rapid Prototyping with the Verilog HDL, Ciletti, MIchael D., Prentice Hall, 1999
  • The Verilog Hardware Description Language, Thomas, Donald E. and Moorby, Philip R., Kluwar Academic Publishers, 1996
  • Digital Design and Synthesis with Verilog HDL, Sternheim, E., Singh, R., Trivedi, Y., and Madhavan, R., Automata Publishing Company, 1993
  • Verilog HDL A Guide Digital Design and Synthesis, Palnitkar, Samir, SunSoft Press, A Prentice Hall Title, 1996


Supplemental Material:

    • We will also use material provided on the class and Altera web pages                           


Lecture Material:

These are in Acrobat pdf  format

Get your lecture material here.....

Lecture Code and Other Examples:


Get your code here....


Portions of this EE 469 Web  may be reprinted or adapted for academic nonprofit purposes, providing the source is accurately quoted and duly credited. The EE 469 Web: Copyright 2017, Department of Electrical Engineering, University of Washington.

© UW Electrical Engineering | Privacy | Terms

Comments to: jkp@u.washington.edu

(Last Update: 01 / 03 / 2017)